

# 2-Mbit (256K x 8) Static RAM

#### **Features**

■ High speed: 45 ns

■ Wide voltage range: 4.5 V – 5.5 V

■ Pin compatible with CY62138V

■ Ultra low standby power

Typical standby current: 1 μA
 Maximum standby current: 5 μA

■ Ultra low active power

— Typical active current: 1.6 mA @ f = 1 MHz

■ Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$  and  $\overline{OE}$  features

■ Automatic power down when deselected

 complementary metal oxide semiconductor (CMOS) for optimum speed and power

 Available in Pb-free 32-pin SOIC and 32-pin thin small outline package (TSOP) II packages

# Functional Description [1]


The CY62138F is a high performance CMOS static RAM organized as 256K words by 8 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life  $^{\text{TM}}$  (MoBL $^{\text{IM}}$ ) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. Placing the device into standby mode reduces power consumption by more than 99% when deselected (CE $_1$  HIGH or CE $_2$  LOW).

To write to the device, take Chip Enable (CE<sub>1</sub> LOW and CE<sub>2</sub> HIGH) and Write Enable (WE) inputs LOW. Data on the eight I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is then written into the location specified on the address pins (A<sub>0</sub> through A<sub>17</sub>).

To read from the device, take Chip Enable ( $\overline{\text{CE}}_1$  LOW and CE<sub>2</sub> <u>HIGH</u>) and output enable ( $\overline{\text{OE}}$ ) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins.

The eight input and output pins (I/O $_0$  through I/O $_7$ ) are placed in a high impedance state when the device is deselected ( $\overline{CE}_1$  HIGH or  $\overline{CE}_2$  LOW), the outputs are disabled ( $\overline{OE}$  HIGH), or during a write operation ( $\overline{CE}_1$  LOW and  $\overline{CE}_2$  HIGH and  $\overline{WE}$  LOW).

# **Logic Block Diagram**



#### Note

1. For best practice recommendations, refer to the Cypress application note "System Design Guidelines" at http://www.cypress.com.

# CY62138F MoBL®



#### Contents


Pin Configuration	3
Product Portfolio	
Maximum Ratings	
Operating Range	
Electrical Characteristics (Over the Operating Range)	4
Capacitance	4
Thermal Resistance	
AC Test Loads and Waveforms	5
Data Retention Characteristics	5
Data Retention Waveform	5
Switching Characteristics (Over the Operating Range)	6
Read Cycle 1 (Address transition controlled)	7
Read Cycle No. 2 (OE controlled)	7
Write Cycle No. 1 (WF controlled)	

Write Cycle No. 2 (CE1 or CE2 controlled)	8
Write Cycle No. 3 (WE controlled, OE LOW)	8
Truth Table	9
Ordering Information	10
Ordering Code Definition	10
Package Diagrams	1 <sup>•</sup>
Acronyms	12
Documents Conventions	
Units of Measure	12
Document History Page	13
Sales, Solutions, and Legal Information	14
Worldwide Sales and Design Support	14
Products	14
PSoC Solutions	14



# **Pin Configuration**

#### 32-Pin SOIC/TSOP II Pinout



#### **Product Portfolio**

									Power D	Dissipatio	n	
V <sub>CC</sub> Range (V)		Product V <sub>CC</sub> Range (V) Sp		Speed		Operating	J I <sub>CC</sub> (mA	)	Standby	Ι. ( <b>Δ</b> )		
Product	auct		(ns)		f = 1	MHz	f = 1	max	Standby	ISB2 (μA)		
	Min	<b>Typ</b> [2]	Max		<b>Typ</b> [2]	Max	<b>Typ</b> [2]	Max	<b>Typ</b> [2]	Max		
CY62138FLL	4.5 V	5.0 V	5.5 V	45	1.6	2.5	13	18	1	5		

#### Notes

<sup>2.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ)}$ ,  $T_A = 25$  °C.



## **Maximum Ratings**

DC Input Voltage $^{[3, \ 4]}$ 0.5 V to 6.0 V (	V <sub>CCmax</sub> + 0.5 V)
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(MIL–STD–883, Method 3015)	> 2001 V
Latch-up Current	> 200 mA

# **Operating Range**

Device	Range	Ambient Temperature	<b>V</b> <sub>CC</sub> <sup>[5]</sup>
CY62138FLL	Industrial	–40 °C to +85 °C	4.5 V to 5.5 V

#### Electrical Characteristics (Over the Operating Range)

Downwoodow	Description	Took Conditions		l lmi4		
Parameter	Description	Test Conditions	Min	Typ <sup>[6]</sup>	Max	Unit
V <sub>OH</sub>	Output HIGH voltage	I <sub>OH</sub> = -1.0 mA	2.4	_	-	V
V <sub>OL</sub>	Output LOW voltage	I <sub>OL</sub> = 2.1 mA	_	_	0.4	V
V <sub>IH</sub>	Input HIGH voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	2.2	_	V <sub>CC</sub> + 0.5	V
V <sub>IL</sub>	Input LOW voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	-0.5	_	8.0	V
I <sub>IX</sub>	Input leakage current	$GND \le V_1 \le V_{CC}$	-1	_	+1	μΑ
I <sub>OZ</sub>	Outputcleakage Current	$GND \le V_O \le V_{CC}$ , Output disabled	-1	_	+1	μΑ
I <sub>CC</sub>	V <sub>CC</sub> operating supply	$f = f_{max} = 1/t_{RC}$ $V_{CC} = V_{CC(max)}$	_	13	18	mA
	Current	f = 1 MHz I <sub>OUT</sub> = 0 mA CMOS levels	_	1.6	2.5	
I <sub>SB2</sub> <sup>[7]</sup>	Automatic CE Power-down current CMOS inputs	$CE_1 \ge V_{CC} - 0.2 \text{ V or } CE_2 \le 0.2 \text{ V}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V},$ $f = 0, V_{CC} = V_{CC(max)}$	-	1	5	μΑ

# Capacitance

Parameter <sup>[8]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz,	10	pF
C <sub>OUT</sub>	Output capacitance	$V_{CC} = V_{CC(typ)}$	10	pF

#### Thermal Resistance


Parameter <sup>[8]</sup>	Description	Test Conditions	SOIC	TSOP II	Unit
$\Theta_{\sf JA}$	Thermal resistance (Junction to Ambient)	Still air, soldered on a 3 × 4.5 inch two-layer printed circuit board	44.53	44.16	°C / W
ΘJC	Thermal resistance (Junction to Case)		24.05	11.97	°C / W

#### Notes

- 3.  $V_{IL(min)} = -2.0 \text{ V}$  for pulse durations less than 20 ns.
- 4.  $V_{IH(max)} = V_{CC} + 0.75 \text{ V for pulse durations less than 20 ns.}$
- 5. Full device AC operation assumes a 100  $\mu$ s ramp time from 0 to  $V_{CC}(min)$  and 200  $\mu$ s wait time after  $V_{CC}$  stabilization.
- 6. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ)}$ ,  $T_A = 25$  °C
- 7. Chip enables  $(\overline{\text{CE}}_1 \text{ and } \text{CE}_2)$  must be at CMOS level to meet the  $I_{\text{SB2}}$  /  $I_{\text{CCDR}}$  spec. Other inputs can be left floating.
- 8. Tested initially and after any design or process changes that may affect these parameters.



#### **AC Test Loads and Waveforms**




Parameters	5.0 V	Unit
R1	1800	Ω
R2	990	Ω
R <sub>TH</sub>	639	Ω
V <sub>TH</sub>	1.77	V

### Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min	<b>Typ</b> [9]	Max	Unit
$V_{DR}$	V <sub>CC</sub> for Data retention		2.0	_	-	V
I <sub>CCDR</sub> <sup>[10]</sup>	Data retention current	$V_{CC} = V_{DR}$ , $\overline{CE}_1 \ge V_{CC} - 0.2V$ or $CE_2 \le 0.2V$ , $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$	_	1	5	μΑ
t <sub>CDR</sub> <sup>[9]</sup>	Chip deselect to data retention time		0	_	-	ns
t <sub>R</sub> <sup>[11]</sup>	Operation recovery time		45	_	_	ns

#### Data Retention Waveform [12]



- 9. Tested initially and after any design or process changes that may affect these parameters. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ)}$ ,  $T_A = 25$  °C
- 10. Chip enables ( $\overline{\text{CE}}_1$  and  $\text{CE}_2$ ) must be at CMOS level to meet the  $I_{\text{SB2}}$  /  $I_{\text{CCDR}}$  spec. Other inputs can be left floating.
- 11. Full device AC operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} \ge 100~\mu s$  or stable at  $V_{CC(min)} \ge 100~\mu s$ . 12.  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $\overline{CE}_2$ . When  $\overline{CE}_1$  is LOW and  $\overline{CE}_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW,  $\overline{CE}$  is HIGH.



# Switching Characteristics (Over the Operating Range)

<b>D</b>	2	45	ns	11.14
Parameter <sup>[13]</sup>	Description	Min	Max	Unit
Read Cycle		<b>-</b>	1	1
t <sub>RC</sub>	Read cycle time	45	_	ns
t <sub>AA</sub>	Address to data valid	_	45	ns
t <sub>OHA</sub>	Data hold from address change	10	_	ns
t <sub>ACE</sub>	$\overline{\text{CE}}_1$ LOW and $\overline{\text{CE}}_2$ HIGH to data valid	_	45	ns
t <sub>DOE</sub>	OE LOW to data valid	_	22	ns
t <sub>LZOE</sub>	OE LOW to Low-Z [14]	5	_	ns
t <sub>HZOE</sub>	OE HIGH to High-Z [14, 15]	_	18	ns
t <sub>LZCE</sub>	$\overline{\text{CE}}_1$ LOW and $\overline{\text{CE}}_2$ HIGH to Low Z [14]	10	_	ns
t <sub>HZCE</sub>	CE₁ HIGH or CE₂ LOW to High-Z [14, 15]	_	18	ns
t <sub>PU</sub>	CE₁ LOW and CE₂ HIGH to power-up	0	_	ns
t <sub>PD</sub>	$\overline{\text{CE}}_1$ HIGH or $\overline{\text{CE}}_2$ LOW to power-down	_	45	ns
Write Cycle [16]				1
t <sub>WC</sub>	Write cycle time	45	_	ns
t <sub>SCE</sub>	CE₁ LOW and CE₂ HIGH to write end	35	_	ns
t <sub>AW</sub>	Address setup to write end	35	_	ns
t <sub>HA</sub>	Address hold from write end	0	_	ns
t <sub>SA</sub>	Address setup to write start	0	_	ns
t <sub>PWE</sub>	WE pulse width	35	_	ns
t <sub>SD</sub>	Data setup to write end	25	-	ns
t <sub>HD</sub>	Data hold from write end	0	_	ns
t <sub>HZWE</sub>	WE LOW to High-Z [14, 15]	_	18	ns
t <sub>LZWE</sub>	WE HIGH to Low-Z [14]	10	_	ns

#### Notes

<sup>13.</sup> Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns (1V/ns) or less, timing reference levels of  $V_{CC(typ)}/2$ , input pulse levels of 0 to  $V_{CC(typ)}$ , and output loading of the specified  $I_{OL}/I_{OH}$  as shown in the AC Test Loads and Waveforms on page 5.

<sup>14.</sup> At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given device.


<sup>15.</sup> t<sub>HZCE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high impedance state.

<sup>16.</sup> The internal write time of the memory is defined by the overlap of WE, CE<sub>1</sub> = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.




### **Switching Waveforms**


Read Cycle 1 (Address transition controlled) [17, 18]



### Read Cycle No. 2 (OE controlled) [18, 19, 22]



## Write Cycle No. 1 (WE controlled) [16, 20, 21, 22]




#### Notes:

- 17. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $CE_2 = V_{IH}$ .
- 18. WE is HIGH for read cycle.
- 19. Address valid before or similar to  $\overline{\text{CE}}_1$  transition LOW and  $\text{CE}_2$  transition HIGH.
- 20. Data I/O is high impedance if  $\overline{\text{OE}}$  = V<sub>IH</sub>.
- 21. If  $\overline{\text{CE}}_1$  goes HIGH or  $\text{CE}_2$  goes LOW simultaneously with  $\overline{\text{WE}}$  HIGH, the output remains in high impedance state.
- 22.  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\overline{\text{CE}}_2$  is HIGH,  $\overline{\text{CE}}$  is HIGH or  $\overline{\text{CE}}_2$  is LOW,  $\overline{\text{CE}}$  is HIGH.
- $23. \, \mbox{During this period},$  the I/Os are in output state. Do not apply input signals




# Switching Waveforms (continued)

Write Cycle No. 2 (CE1 or CE2 controlled) [24, 25, 26, 27]



#### Write Cycle No. 3 (WE controlled, OE LOW) [24, 27]



Notes

24.  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $\overline{CE}_2$ . When  $\overline{CE}_1$  is LOW and  $\underline{CE}_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is HIGH 25. The internal write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE}_1 = V_{IL}$ , and  $\overline{CE}_2 = V_{IH}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write 26. Data I/O is high impedance if  $\overline{CE} = V_{IH}$ .

27. If  $\overline{CE}_1$  goes HIGH or  $\overline{CE}_2$  goes LOW simultaneously with  $\overline{WE}$  HIGH, the output remains in high impedance state.

28. During this period, the I/Os are in output state. Do not apply input signals.



#### **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	Inputs/Outputs	Mode	Power
Н	X <sup>[29]</sup>	Х	Х	High Z	Deselect / Power-down	Standby (I <sub>SB</sub> )
X <sup>[29]</sup>	L	Х	Х	High-Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Н	Н	L	Data out	Read	Active (I <sub>CC</sub> )
L	Н	Н	Н	High-Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	L	Х	Data in	Write	Active (I <sub>CC</sub> )

Note
29. The 'X' (Don't care) state for the Chip enables ( $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$ ) in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted




# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62138FLL-45SXI	51-85081	32-pin Small Outline Integrated Circuit (Pb-free)	Industrial
	CY62138FLL-45ZSXI	51-85095	32-pin Thin Small Outline Package II (Pb-free)	

Contact your local Cypress sales representative for availability of these parts.


#### **Ordering Code Definition**





# **Package Diagrams**


Figure 1. 32-pin (450 Mil) Molded SOIC, 51-85081





# Package Diagrams (continued)

Figure 2. 32-Pin TSOP II, 51-85095



51-85095-\*A

MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor. All product and company names mentioned in this document may be the trademarks of their respective holders.

# **Acronyms**

Acronym	Description	
CMOS	complementary metal oxide semiconductor	
I/O	input/output	
SRAM	static random access memory	
VFBGA	very fine ball grid array	
TSOP	thin small outline package	
SOIC	small outline integrated circuit	

### **Documents Conventions**

#### **Units of Measure**

Symbol	Unit of Measure		
°C	degrees Celsius		
μА	microamperes		
mA	milliampere		
MHz	megahertz		
ns	nanoseconds		
pF	picofarads		
V	volts		
Ω	ohms		
W	watts		



# **Document History Page**

Document Title: CY62138F MoBL <sup>®</sup> 2-Mbit (256K x 8) Static RAM Document Number: 001-13194						
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change		
**	797956	See ECN	VKN	New Data Sheet		
*A	940341	See ECN	VKN	Added footnote #7 related to I <sub>SB2</sub> and I <sub>CCDR</sub>		
*B	3055174	13/10/2010	RAME	Updated As per new template Added Acronyms and Units of Measure table. Added Ordering Code Definition. Footnotes updated Updated Package Diagram Figure 1 and Figure 2.		
*C	3061313	15/10/2010	RAME	Minor change: Corrected "IO" to "I/O"		



## Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive cypress.com/go/automotive cypress.com/go/clocks
Interface cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/powerpsoc cypress.com/go/memory

Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 001-13194 Rev. \*C

Revised October 15, 2010

Page 14 of 14